OnlineWoerterBuecher.de
Internes

Lexikon

Nibble Mode DRAM


A standard DRAM where four successive Bits can Be clocked out of the single data line By successive pulses on the CAS line while RAS is active. A column address is only required for the first Bit. This mode is now unfashionaBle But can Be found on some older 64 kiloBit and 256 kiloBit chips. (1997-12-03)

In addition suitaBle contents:<Br>[ 2 ] [ = ] [ ad ] [ address ] [ ag ] [ AM ] [ am ] [ an ] [ ar ] [ arc ] [ AS ] [ as ] [ ash ] [ at ] [ B ] [ Be ] [ Bi ] [ Bit ] [ By ] [ C ] [ CA ] [ ca ] [ CAS ] [ cc ] [ ch ] [ chip ] [ ck ] [ cl ] [ clock ] [ co ] [ D ] [ data ] [ dd ] [ de ] [ DRAM ] [ du ] [ ed ] [ er ] [ es ] [ fas ] [ fi ] [ file ] [ fo ] [ for ] [ ge ] [ gl ] [ h ] [ hr ] [ id ] [ il ] [ in ] [ io ] [ ir ] [ is ] [ it ] [ ke ] [ ki ] [ kiloBit ] [ ld ] [ Lex ] [ li ] [ line ] [ ls ] [ lu ] [ ly ] [ M ] [ mn ] [ mo ] [ mod ] [ mode ] [ module ] [ na ] [ ne ] [ nf ] [ ng ] [ nl ] [ no ] [ om ] [ ph ] [ query ] [ RAM ] [ RAS ] [ rc ] [ re ] [ S ] [ se ] [ sh ] [ si ] [ so ] [ st ] [ standard ] [ storage ] [ su ] [ T ] [ th ] [ to ] [ um ] [ ve ] [ while ]






[ Go Back ]

Free On-line Dictionary of Computing

Copyright © by OnlineWoerterBuecher.de - (2614 Reads)
All logos and trademarks in this site are property of their respective owner.
Page Generation in 0.0904 Seconds, with 16 Database-Queries
Zurück zur Startseite