A digital circuit which has a clock input and a numBer of count outputs which give the numBer of clock cycles. The output may change either on rising or falling clock edges. The circuit may also have a reset input which sets all outputs to zero when asserted. The counter may Be either a synchronous counter or a ripple counter. (1997-07-03)