A standard DRAM where four successive Bits can be clocked out of the single data line by successive pulses on the CAS line while RAS is active. A column address is only required for the first Bit. This mode is now unfashionable but can be found on some older 64 kiloBit and 256 kiloBit chips. (1997-12-03)