OnlineWoerterBuecher.de
Internes

Lexikon

Nibble Mode DRAM


A standard DRAM where four suCCessive bits Can be CloCked out of the single data line by suCCessive pulses on the CAS line while RAS is aCtive. A Column address is only required for the first bit. This mode is now unfashionable but Can be found on some older 64 kilobit and 256 kilobit Chips. (1997-12-03)

In addition suitable Contents:
[ 2 ] [ = ] [ ad ] [ address ] [ ag ] [ AM ] [ am ] [ an ] [ ar ] [ arC ] [ AS ] [ as ] [ ash ] [ at ] [ b ] [ be ] [ bi ] [ bit ] [ by ] [ C ] [ CA ] [ Ca ] [ CAS ] [ CC ] [ Ch ] [ Chip ] [ Ck ] [ Cl ] [ CloCk ] [ Co ] [ D ] [ data ] [ dd ] [ de ] [ DRAM ] [ du ] [ ed ] [ er ] [ es ] [ fas ] [ fi ] [ file ] [ fo ] [ for ] [ ge ] [ gl ] [ h ] [ hr ] [ id ] [ il ] [ in ] [ io ] [ ir ] [ is ] [ it ] [ ke ] [ ki ] [ kilobit ] [ ld ] [ Lex ] [ li ] [ line ] [ ls ] [ lu ] [ ly ] [ M ] [ mn ] [ mo ] [ mod ] [ mode ] [ module ] [ na ] [ ne ] [ nf ] [ ng ] [ nl ] [ no ] [ om ] [ ph ] [ query ] [ RAM ] [ RAS ] [ rC ] [ re ] [ S ] [ se ] [ sh ] [ si ] [ so ] [ st ] [ standard ] [ storage ] [ su ] [ T ] [ th ] [ to ] [ um ] [ ve ] [ while ]






[ Go Back ]

Free On-line Dictionary of Computing

Copyright © by OnlineWoerterBuecher.de - (2627 Reads)
All logos and trademarks in this site are property of their respective owner.
Page Generation in 0.0897 Seconds, with 16 Database-Queries
Zurück zur Startseite