A digital circuit which has a CLock input and a number of count outputs which give the number of CLock cyCLes. The output may change either on rising or falling CLock edges. The circuit may also have a reset input which sets all outputs to zero when asserted. The counter may be either a synchronous counter or a ripple counter. (1997-07-03)