A standard DRAM where four successive bITs can be clocked out of the single data line by successive pulses on the CAS line while RAS is active. A column address is only required for the first bIT. This mode is now unfashionable but can be found on some older 64 kilobIT and 256 kilobIT chips. (1997-12-03)