OnlineWoerterBuecher.de
Internes

Lexikon


i860


A 32/64-bit superscalar RISC microprocessor from Intel, released in 1989. Originally codenamed "N10". It has a 32-bit integer ALU and a 64-bit {floating-point unit}. It has a 64-bit {data bus} with an initialisation mode which only uses eight bits of the data bus to allow the use of a small boot ROM. It has a 32-bit wide instruction cache and a separate 64-bit wide data cache. It uses {register scoreboarding} and {register bypassing}. The {clock rate} is 33 MHz with a clock-doubled version available. (1998-03-28)

In addition suitable contents:
[ 2 ] [ 64-bit ] [ = ] [ ai ] [ AL ] [ al ] [ ALU ] [ am ] [ an ] [ ar ] [ arc ] [ as ] [ at ] [ av ] [ b ] [ bi ] [ bit ] [ bo ] [ boa ] [ board ] [ boot ] [ bus ] [ by ] [ C ] [ ca ] [ cache ] [ ch ] [ ck ] [ cl ] [ clock ] [ clock rate ] [ co ] [ code ] [ core ] [ cr ] [ data ] [ data bus ] [ de ] [ ding ] [ do ] [ du ] [ ed ] [ eg ] [ er ] [ es ] [ fi ] [ file ] [ floating-point ] [ fr ] [ ge ] [ gh ] [ gi ] [ h ] [ hr ] [ ht ] [ id ] [ il ] [ in ] [ int ] [ integer ] [ io ] [ IS ] [ is ] [ it ] [ la ] [ Lex ] [ li ] [ ly ] [ M ] [ ma ] [ mall ] [ MHz ] [ micro ] [ microprocessor ] [ mo ] [ mod ] [ mode ] [ module ] [ N ] [ N10 ] [ na ] [ named ] [ ng ] [ ni ] [ nl ] [ ns ] [ O ] [ om ] [ op ] [ pa ] [ pe ] [ ph ] [ point ] [ pr ] [ process ] [ processor ] [ query ] [ rc ] [ re ] [ register ] [ release ] [ RISC ] [ ro ] [ ROM ] [ ru ] [ S ] [ sa ] [ SC ] [ sc ] [ scalar ] [ se ] [ si ] [ sm ] [ so ] [ st ] [ struct ] [ su ] [ superscalar ] [ T ] [ th ] [ to ] [ tr ] [ up ] [ us ] [ va ] [ ve ] [ version ]






Go Back ]

Free On-line Dictionary of Computing

Copyright © by OnlineWoerterBuecher.de - (5268 Reads)

All logos and trademarks in this site are property of their respective owner.

Page Generation in 0.097 Seconds, with 18 Database-Queries
Zurück zur Startseite