A delay of one OR mORe clock cycles added to a processOR' s instruction execution time to allow it to communicate with slow external devices. The number and duration of wait states may be pre-configured OR they may be controlled dynamically via certain control lines. (1996-10-16)