A digital circuit which has a clock inPUt and a number of count outPUts which give the number of clock cycles. The outPUt may change either on rising or falling clock edges. The circuit may also have a reset inPUt which sets all outPUts to zero when asserted. The counter may be either a synchronous counter or a ripple counter. (1997-07-03)