A delay of one or more clock cycleS added to a proceSSor' S inStruction execution time to allow it to communicate with Slow external deviceS. The number and duration of wait StateS may be pre-configured or they may be controlled dynamically via certain control lineS. (1996-10-16)