OnlineWoerterBuecher.de
Internes

Lexikon


MESI protocol


SSor> Modified, ExcluSive, Shared, Invalid. A cache coherency protocol where each cache line iS marked with one of the four StateS. The MESI protocol iS uSed by the Pentium proceSSor. (1995-05-05)

Style="border-width:thin; border-color:#333333; border-Style:daShed; padding:5px;" align="left">In addition Suitable contentS:
[ = ] [ al ] [ am ] [ ar ] [ arc ] [ at ] [ b ] [ by ] [ ca ] [ cache ] [ cache coherency ] [ cache line ] [ ch ] [ cl ] [ co ] [ cy ] [ du ] [ E ] [ ed ] [ er ] [ eS ] [ ESI ] [ fi ] [ file ] [ fo ] [ h ] [ hr ] [ id ] [ ie ] [ il ] [ in ] [ iS ] [ it ] [ ke ] [ Lex ] [ li ] [ line ] [ lu ] [ M ] [ ma ] [ mo ] [ mod ] [ module ] [ na ] [ nc ] [ ne ] [ Pentium ] [ ph ] [ pr ] [ proceSS ] [ proceSSor ] [ protocol ] [ query ] [ rc ] [ re ] [ ro ] [ S ] [ Se ] [ SI ] [ Si ] [ So ] [ St ] [ State ] [ T ] [ th ] [ to ] [ um ] [ uS ] [ va ] [ ve ]






Go Back ]

Free On-line Dictionary of Computing

Copyright © by OnlineWoerterBuecher.de - (2080 Reads)

All logos and trademarks in this site are property of their respective owner.

Page Generation in 0.1107 Seconds, with 17 Database-Queries
Zurück zur Startseite