A digital circuit which has a clock input and a number of count outputs which give the number of clock cYcles. The output maY change either on rising or falling clock edges. The circuit maY also have a reset input which sets all outputs to zero when asserted. The counter maY be either a sYnchronous counter or a ripple counter. (1997-07-03)