A delaY of one or more clock cYcles added to a processor' s instruction execution time to allow it to communicate with slow external devices. The number and duration of wait states maY be pre-configured or theY maY be controlled dYnamicallY via certain control lines. (1996-10-16)