hitecture> A delay of one or more href="module.php?name=Lexikon&file=search&eid=1&query=clock">clock cycles added to a processor' s instruction execution time to allow it to communicate with slow external devices. The number and duration of wait states may be pre-configured or they may be controlled dynamically via certain control lines. (1996-10-16)