1. Traditional pIPelined architectures have a single pIPeline stage for each of: instruction fetch, instruction decode, memory read, ALU operation and memory write. A superpIPelined processor has a pIPeline where each of these logical steps may be subdivided into multIPle pIPeline stages. 2. Marketese for pIPelined.